|
|
|
|
|
#ifndef __SYS_H
|
|
|
|
|
|
#define __SYS_H
|
|
|
|
|
|
#include "stm32f10x.h"
|
|
|
|
|
|
//////////////////////////////////////////////////////////////////////////////////
|
|
|
|
|
|
//<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ֻ<EFBFBD><EFBFBD>ѧϰʹ<EFBFBD>ã<EFBFBD>δ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ɣ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>κ<EFBFBD><EFBFBD><EFBFBD>;
|
|
|
|
|
|
//ALIENTEK STM32<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
//<EFBFBD><EFBFBD><EFBFBD><EFBFBD>ԭ<EFBFBD><EFBFBD>@ALIENTEK
|
|
|
|
|
|
//<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>̳:www.openedv.com
|
|
|
|
|
|
//<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>:2012/8/18
|
|
|
|
|
|
//<EFBFBD>汾<EFBFBD><EFBFBD>V1.7
|
|
|
|
|
|
//<EFBFBD><EFBFBD>Ȩ<EFBFBD><EFBFBD><EFBFBD>У<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ؾ<EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
//Copyright(C) <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ӿƼ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>˾ 2009-2019
|
|
|
|
|
|
//All rights reserved
|
|
|
|
|
|
//////////////////////////////////////////////////////////////////////////////////
|
|
|
|
|
|
|
|
|
|
|
|
//0,<EFBFBD><EFBFBD>֧<EFBFBD><EFBFBD>ucos
|
|
|
|
|
|
//1,֧<EFBFBD><EFBFBD>ucos
|
|
|
|
|
|
#define SYSTEM_SUPPORT_OS 0 //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>ϵͳ<EFBFBD>ļ<EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ƿ<EFBFBD>֧<EFBFBD><EFBFBD>UCOS
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
//λ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>,ʵ<EFBFBD><EFBFBD>51<EFBFBD><EFBFBD><EFBFBD>Ƶ<EFBFBD>GPIO<EFBFBD><EFBFBD><EFBFBD>ƹ<EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
//<EFBFBD><EFBFBD><EFBFBD><EFBFBD>ʵ<EFBFBD><EFBFBD>˼<EFBFBD><EFBFBD>,<EFBFBD>ο<EFBFBD><<CM3Ȩ<EFBFBD><EFBFBD>ָ<EFBFBD><EFBFBD>>><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>(87ҳ~92ҳ).
|
|
|
|
|
|
//IO<EFBFBD>ڲ<EFBFBD><EFBFBD><EFBFBD><EFBFBD>궨<EFBFBD><EFBFBD>
|
|
|
|
|
|
#define BITBAND(addr, bitnum) ((addr & 0xF0000000)+0x2000000+((addr &0xFFFFF)<<5)+(bitnum<<2))
|
|
|
|
|
|
#define MEM_ADDR(addr) *((volatile unsigned long *)(addr))
|
|
|
|
|
|
#define BIT_ADDR(addr, bitnum) MEM_ADDR(BITBAND(addr, bitnum))
|
|
|
|
|
|
//IO<EFBFBD>ڵ<EFBFBD>ַӳ<EFBFBD><EFBFBD>
|
|
|
|
|
|
#define GPIOA_ODR_Addr (GPIOA_BASE+12) //0x4001080C
|
|
|
|
|
|
#define GPIOB_ODR_Addr (GPIOB_BASE+12) //0x40010C0C
|
|
|
|
|
|
#define GPIOC_ODR_Addr (GPIOC_BASE+12) //0x4001100C
|
|
|
|
|
|
#define GPIOD_ODR_Addr (GPIOD_BASE+12) //0x4001140C
|
|
|
|
|
|
#define GPIOE_ODR_Addr (GPIOE_BASE+12) //0x4001180C
|
|
|
|
|
|
#define GPIOF_ODR_Addr (GPIOF_BASE+12) //0x40011A0C
|
|
|
|
|
|
#define GPIOG_ODR_Addr (GPIOG_BASE+12) //0x40011E0C
|
|
|
|
|
|
|
|
|
|
|
|
#define GPIOA_IDR_Addr (GPIOA_BASE+8) //0x40010808
|
|
|
|
|
|
#define GPIOB_IDR_Addr (GPIOB_BASE+8) //0x40010C08
|
|
|
|
|
|
#define GPIOC_IDR_Addr (GPIOC_BASE+8) //0x40011008
|
|
|
|
|
|
#define GPIOD_IDR_Addr (GPIOD_BASE+8) //0x40011408
|
|
|
|
|
|
#define GPIOE_IDR_Addr (GPIOE_BASE+8) //0x40011808
|
|
|
|
|
|
#define GPIOF_IDR_Addr (GPIOF_BASE+8) //0x40011A08
|
|
|
|
|
|
#define GPIOG_IDR_Addr (GPIOG_BASE+8) //0x40011E08
|
|
|
|
|
|
|
|
|
|
|
|
//IO<EFBFBD>ڲ<EFBFBD><EFBFBD><EFBFBD>,ֻ<EFBFBD>Ե<EFBFBD>һ<EFBFBD><EFBFBD>IO<EFBFBD><EFBFBD>!
|
|
|
|
|
|
//ȷ<EFBFBD><EFBFBD>n<EFBFBD><EFBFBD>ֵС<EFBFBD><EFBFBD>16!
|
|
|
|
|
|
#define PAout(n) BIT_ADDR(GPIOA_ODR_Addr,n) //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
#define PAin(n) BIT_ADDR(GPIOA_IDR_Addr,n) //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
|
|
|
|
|
|
#define PBout(n) BIT_ADDR(GPIOB_ODR_Addr,n) //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
#define PBin(n) BIT_ADDR(GPIOB_IDR_Addr,n) //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
|
|
|
|
|
|
#define PCout(n) BIT_ADDR(GPIOC_ODR_Addr,n) //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
#define PCin(n) BIT_ADDR(GPIOC_IDR_Addr,n) //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
|
|
|
|
|
|
#define PDout(n) BIT_ADDR(GPIOD_ODR_Addr,n) //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
#define PDin(n) BIT_ADDR(GPIOD_IDR_Addr,n) //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
|
|
|
|
|
|
#define PEout(n) BIT_ADDR(GPIOE_ODR_Addr,n) //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
#define PEin(n) BIT_ADDR(GPIOE_IDR_Addr,n) //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
|
|
|
|
|
|
#define PFout(n) BIT_ADDR(GPIOF_ODR_Addr,n) //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
#define PFin(n) BIT_ADDR(GPIOF_IDR_Addr,n) //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
|
|
|
|
|
|
#define PGout(n) BIT_ADDR(GPIOG_ODR_Addr,n) //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
#define PGin(n) BIT_ADDR(GPIOG_IDR_Addr,n) //<EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|
|
|
|
|
|
|
|
|
|
|
//<EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ϊ<EFBFBD><EFBFBD><EFBFBD>ຯ<EFBFBD><EFBFBD>
|
|
|
|
|
|
void WFI_SET(void); //ִ<EFBFBD><EFBFBD>WFIָ<EFBFBD><EFBFBD>
|
|
|
|
|
|
void INTX_DISABLE(void);//<EFBFBD>ر<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ж<EFBFBD>
|
|
|
|
|
|
void INTX_ENABLE(void); //<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ж<EFBFBD>
|
|
|
|
|
|
void MSR_MSP(u32 addr); //<EFBFBD><EFBFBD><EFBFBD>ö<EFBFBD>ջ<EFBFBD><EFBFBD>ַ
|
|
|
|
|
|
|
|
|
|
|
|
#endif
|
